

AMENDMENTS TO THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A control apparatus for operating with program data, the apparatus comprising:

a first memory ~~means that can read~~ for storing program data;

a second memory ~~means that can write and read~~ for storing program data;

a writing means for writing data in the second memory ~~memory means~~;

a first selection means for selectively outputting an output from one of the first and second memories; ~~memory means~~; and

a control means for outputting a first address to one of the first and second ~~memory means~~ memories and operating in accordance with program data ~~the~~ output from the first selection means ~~as program data~~;

the first selection means selecting the output from one of the first and second ~~memory means~~ memories in accordance with the first address;

the writing means enabling data to be written in the second memory ~~means while operation of~~ when the control means is ~~performed~~ operating in accordance with the program data from the first memory ~~means~~;

a system controller for outputting program data to the writing means and a second address for the second memory when the control means is operating in accordance with the data program from the first memory; and

a second selection means for selectively outputting an address for the second memory from one of the control means and the system controller;

the second selection means selecting the second address form the system controller when

the control means is operating in accordance with the date program from the first memory.

2. (Currently Amended) The control apparatus according to claim 1, wherein the control means includes a read address generation means for generating the first address for reading one of the first and second memory ~~means~~, the read address generation means generating the first address so as to select the output from one of the first and second memory ~~means~~ in accordance with the program data.

3. (Currently Amended) A control apparatus for operating with program data, the apparatus comprising:

a first memory ~~means that can read~~ for storing program data;

a second memory ~~means that can write and read~~ for storing program data;

a writing means for writing data in the second memory ~~memory means~~;

a first selection means for selectively outputting an output from one of the first and second memories ~~memory means~~;

a control means for outputting a first address to one of the first and second ~~memory means~~ memories and operating in accordance with program data ~~the output from the selection means as program data; and~~

a parameter memory ~~means~~ that can store a parameter therein;

the first selection means selecting the output from one of the first and second ~~memory means~~ memories in accordance with the parameter;

the writing means enabling data to be written in the second memory ~~means while operation of~~ when the control means is ~~performed~~ operating in accordance with the program data

from the first memory ~~means~~;

a system controller for outputting program data to the writing means and a second address for the second memory when the control means is operating in accordance with data program from the first memory; and

a second selection means for selectively outputting an address for the second memory from one of the control means and the system controller;

the second selection means selecting the second address from the system controller when the control means is operating in accordance with the data program from the first memory.

4. (Currently Amended) The control apparatus according to claim 3, and further comprising a read address generation means for generating the first address for reading one of the first and second memory ~~means~~, the read address generation means generating the first address so as to select the output from one of the first and second memory ~~means~~ in accordance with the parameter stored in the parameter memory ~~means~~.

5. (Currently Amended) The control apparatus according to claim 2, wherein the writing means includes a write address generation means for generating an address to be written in the second memory ~~means~~, the writing means switching the output from the read address generation means and the output from the write address generation means in accordance with the output from the read address generation means and outputting the selected output to the second memory ~~means~~.

6. (Currently Amended) The control apparatus according to claim 4, wherein the writing

means includes a write address generation means for generating an address to be written in the second memory means, the writing means switching the output from the read address generation means and the output from the write address generation means in accordance with the output from the read address generation means and outputting the selected output to the second memory means.

7. (Currently Amended) The control apparatus according to claim 1, wherein a program is configured to arbitrarily switch the output from the first memory means and the output from the second memory means as program data.

8. (Currently Amended) The control apparatus according to claim 3, wherein a program is configured to arbitrarily switch the output from the first memory means and the output from the second memory means as program data.

9. (Currently Amended) The control apparatus according to claim 1, wherein one of the first and second memory means is a one-chip semiconductor element.

10. (Currently Amended) The control apparatus according to claim 3, wherein one of the first and second memory means is a one-chip semiconductor element.

11. (Currently Amended) The control apparatus according to claim 1, wherein the second memory means is a SRAM.

12. (Currently Amended) The control apparatus according to claim 3, wherein the second memory ~~means~~ is a SRAM.

13. (Currently Amended) A control apparatus for operating with program data, the apparatus including a one-chip semiconductor element comprising:

a first memory ~~means for~~ that is read only in which for storing program data is written;
a second memory ~~means that can~~ allows write and read program data;
a writing means for writing data in the second memory ~~memory means~~;
a first selection means for selectively outputting an output from one of the first and second memories; ~~memory means~~; and

a control circuit for control operation in accordance with the output from the selection means;

the control apparatus enabling data to be written in the second memory ~~means~~ while the control circuit is performing control operation in accordance with the program data from the first memory ~~means~~;

a system controller for outputting program data to the writing means and a second address for the second memory when the control circuit is operating in accordance with data program from the first memory; and

a second selection means for selectively outputting an address for the second memory from one of the control means and the system controller;

the second selection means selecting the second address from the system controller when the control means is operating in accordance with the data program from the first memory.

Claims 14-16 (Currently Cancelled)

17. (Currently Amended) The control apparatus according to claim 2, wherein the writing means includes a write address generation means for generating ~~[[a]]~~ the second address to be written to in the second memory ~~means~~, the writing means selecting from between the first address and the second address in accordance with the first address and providing the selected address to the second memory ~~means~~.

18. (Currently Amended) The control apparatus according to claim 4, wherein the writing means includes a write address generation means for generating ~~[[a]]~~ the second address to be written to in the second memory ~~means~~, the writing means selecting from between the first address and the second address in accordance with the first address and providing the selected address to the second memory ~~means~~.